> I have been occupied with reverse-engineering the bitstream format of a major brand of FPGA (no naming names) in order to dispense with the proprietary x86 toolchain (and eventually with the abomination called Verilog.)

I sincerely hope you succeed. Verilog needs to be killed and replaced with something saner.